成为会员？基本信息
猜您感兴趣
TI的高速模数转换器IC ADS41B49IRGzt.irgzr
信息类型：供应
供应TI(德州仪器)的高速模数转换器IC ADS41B49IRGzt.irgzr
TI的14位高速模数转换器 ADS41B49IRGZt
14-Bit, 250MSPS, Ultralow-Power ADC with Analog Buffers
14 位 250MSPS 缓冲低功耗 ADC/非常适合于 PA l线性化等多载波、大带宽通讯应用
说明
The ADS41B29/B49 are members of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. These devices use innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with benefits of constant performance and input impedance across a wide frequency range. The devices are well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.
The ADS41B49/29 have features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.
The devices support both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The devices have a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.
The devices are available in a compact QFN-48 package and are specified over the industrial temperature range (–40°C to +85°C).
特性
ADS41B49: 14-Bit, 250MSPS
ADS41B29: 12-Bit, 250MSPS
Integrated High-Impedance
Analog Input Buffer:
Input Capacitance: 2pF
200MHz Input Resistance: 3kΩ
Maximum Sample Rate: 250MSPS
Ultralow Power:
1.8V Analog Power: 180mW
3.3V Buffer Power: 96mW
I/O Power: 135mW (DDR LVDS)
High Dynamic Performance:
SNR: 69dBFS at 170MHz
SFDR: 82.5dBc at 170MHz
Output Interface:
Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
Standard Swing: 350mV
Low Swing: 200mV
Default Strength: 100Ω Termination
2× Strength: 50Ω Termination
1.8V Parallel CMOS Interface Also Supported
Programmable Gain for SNR/SFDR Trade-Off
DC Offset Correction
Supports Low Input Clock Amplitude
Package: QFN-48 (7mm × 7mm)
深圳市鹏展翅电子有限公司(pzcdz),主营TI(德州仪器,包括TI/BB/NS等品牌)、ADI(亚德诺)品牌全新原装集成电路（IC），公司团队专注于TI品牌原装进口集成电路10多年,现货多多，TI/BB系列很多型号具有价格优势，可全线订货。欢迎各新老客户咨询选购。鹏展翅网站 电话: 0755-32918091/13713594500 du755@qq.com QQ:447309662 微信: dujunjie0755
供应TI(德州仪器)的高速模数转换器IC ADS41B49IRGzt.irgzr
TI的14位高速模数转换器 ADS41B49IRGZt
14-Bit, 250MSPS, Ultralow-Power ADC with Analog Buffers
14 位 250MSPS 缓冲低功耗 ADC/非常适合于 PA l线性化等多载波、大带宽通讯应用
说明
The ADS41B29/B49 are members of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. These devices use innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with benefits of constant performance and input impedance across a wide frequency range. The devices are well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.
The ADS41B49/29 have features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.
The devices support both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The devices have a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.
The devices are available in a compact QFN-48 package and are specified over the industrial temperature range (–40°C to +85°C).
特性
ADS41B49: 14-Bit, 250MSPS
ADS41B29: 12-Bit, 250MSPS
Integrated High-Impedance
Analog Input Buffer:
Input Capacitance: 2pF
200MHz Input Resistance: 3kΩ
Maximum Sample Rate: 250MSPS
Ultralow Power:
1.8V Analog Power: 180mW
3.3V Buffer Power: 96mW
I/O Power: 135mW (DDR LVDS)
High Dynamic Performance:
SNR: 69dBFS at 170MHz
SFDR: 82.5dBc at 170MHz
Output Interface:
Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
Standard Swing: 350mV
Low Swing: 200mV
Default Strength: 100Ω Termination
2× Strength: 50Ω Termination
1.8V Parallel CMOS Interface Also Supported
Programmable Gain for SNR/SFDR Trade-Off
DC Offset Correction
Supports Low Input Clock Amplitude
Package: QFN-48 (7mm × 7mm)
深圳市鹏展翅电子有限公司(pzcdz),主营TI(德州仪器,包括TI/BB/NS等品牌)、ADI(亚德诺)品牌全新原装集成电路（IC），公司团队专注于TI品牌原装进口集成电路10多年,现货多多，TI/BB系列很多型号具有价格优势，可全线订货。欢迎各新老客户咨询选购。鹏展翅网站 电话: 0755-32918091/13713594500 du755@qq.com QQ:447309662 微信: dujunjie0755
如果此信息不合适，您也可以自己 发布一条采购信息!
法律声明：本站只提供信息交流平台，各交易者自己审辨真假，如有损失，本站概不负责。
警方提示：网上买、卖商品要谨慎小心，以免上当受骗。
警方提示：网上买、卖商品要谨慎小心，以免上当受骗。
联络时请说明来自卓强IC网-电子元器件贸易平台-线上IC交易网，以获得更好效果。
所有评论
发表评论()
最新评论